

APPLICATION  
FOR  
UNITED STATES LETTERS PATENT

TITLE: DISPLAY DEVICE AND DRIVING METHOD OF THE  
SAME

APPLICANT: JUN KOYAMA, HAJIME KIMURA AND YU YAMAZAKI

# **DISPLAY DEVICE AND DRIVING METHOD OF THE SAME**

## **BACKGROUND OF THE INVENTION**

### **5 1. Field of the Invention**

The present invention relates to a display device for displaying an image by inputting a digital video signal, and more particularly, such a display device having light emitting elements. Further, the present invention relates to electronic equipment that uses the display device.

10

### **2. Description of the Related Art**

Hereinafter explained is a display device, which disposes a light emitting element at each pixel and displays an image by controlling the emission of them.

15

In the explanation throughout this specification, as light emitting elements used are elements (OLED elements) having a structure in which an organic compound layer, that emits light when an electric field is generated, is sandwiched between an anode and a cathode. However, the light emitting element of the present invention is not limited to this structure. Any element which emits light by impressing electric field between the 20 anode and the cathode can freely be used.

A display device is constituted by a display and peripheral circuits for inputting signals to the display.

25

A structure of a display is shown in a block diagram of FIG. 17. In FIG. 17, a display 1700 is constituted by a source signal line driver circuit 1701, a gate signal line driver circuit 1702, and a pixel portion 1703. The pixel portion has pixels disposed in a matrix shape.

30

Thin film transistors (hereinafter referred to as TFTs) are arranged in each pixel of the pixel portion. Explanation is herein made on a method of placing two TFTs in each pixel and controlling light emitted from the light emitting element of each pixel.

35

FIG. 7 shows a structure of a pixel portion of a display . Source signal lines S1 to Sx, gate signal lines G1 to Gy, and power supply lines V1 to Vx are arranged in a pixel portion 700, and x columns and y rows (where x and y are natural numbers) of pixels

are also placed in the pixel portion. Each pixel 800 has a switching TFT 801, a driver TFT 802, a storage capacitor 803, and a light emitting element 804.

5 A pixel of the pixel portion shown in FIG. 7 is shown magnified in FIG. 8. The pixel is constituted by one source signal line S of the source signal lines S1 to Sx, one gate signal line G of the gate signal lines G1 to Gy, one power supply line V of the power supply lines V1 to Vx, the switching TFT 801, the driver TFT 802, the storage capacitor 803, and the light emitting element 804.

10 A gate electrode of the switching TFT 801 is connected to the gate signal line G, and either a source region or a drain region of the switching TFT 801 is connected to the source signal line S, while the other is connected to a gate electrode of the driver TFT 802 and to one electrode of the storage capacitor 803. Either a source region or a drain region of the driver TFT 802 is connected to the power supply line V, while the other is 15 connected to an anode or a cathode of the light emitting element 804. The power supply line V is connected to one of the two electrodes of the storage capacitor 803, namely the electrode on a side to which the driver TFT 802 and the switching TFT 801 are not connected.

20 The anode of the light emitting element 804 is referred to as a pixel electrode, and the cathode of the light emitting element 804 is referred to as an opposing electrode, within this specification for cases in which the source region or the drain region of the driver TFT 802 is connected to the anode of the light emitting element 804. On the other hand, if the source region or the drain region of the driver TFT 802 is connected to 25 the cathode of the light emitting element 804, then the cathode of the light emitting element 804 is referred to as the pixel electrode, and the anode of the light emitting element 804 is referred to as the opposing electrode.

Further, a potential imparted to the power supply line V is referred to as a power 30 source potential, and a potential imparted to the opposing electrode is referred to as an opposing potential.

The switching TFT 801 and the driver TFT 802 may be either p-channel TFTs or n-channel TFTs.

35

The storage capacitor 803 is not necessarily provided.

For instance, when an n-channel TFT used for the driver TFT 802 has an LDD region formed so as to overlap the gate electrode with a gate insulating film interposed, a parasitic capacitance called in general a gate capacitance is formed in this overlapping area. The parasitic capacitance may be used positively for a storage capacitor to store the voltage supplied to the gate electrode of the driver TFT 802.

Operations during display of an image with the aforementioned pixel structure are explained below.

10

A signal is inputted to the gate signal line G, and the potential of the gate electrode of the switching TFT 801 changes, then a gate voltage is changed. The signal is inputted to the gate electrode of the driver TFT 802 from the source signal line S, via source and drain of the switching TFT 801 which thus has been in a conductive state.

15

Further, the signal is stored in the storage capacitor 803. The gate voltage of the driver TFT 802 changes in accordance with the signal inputted to the gate electrode of the driver TFT 802, then the source and drain are in a conductive state. The potential of the power supply line V is imparted to the pixel electrode of the light emitting element 804 through the driver TFT 802. The light emitting element 804 thus emits light.

20

A method of expressing gradations with pixels having such a structure is explained.

25

Gradation expression methods can be roughly divided into an analog method and a digital method. The digital method has advantages of being good at variation of TFTs and increasing gradations.

30

A time gradation method is known as an example of the digital gradation expression method. The time gradation driving method is a method of expressing gradations by controlling the period that each pixel of a display device emits light. (See a patent document 1)

If a period for displaying one image is taken as one frame period, then one frame period is divided into a plurality of subframe periods.

35

Turn on or turn off, namely whether the light emitting element of each pixel is

made to emit light or not, is performed for each subframe period. Then, the period during which the light emitting element emits light in one frame period is controlled to express a gradation for each pixel.

- 5        The time gradation driving method is explained in detail using timing charts of FIG. 5. Note that an example of expressing gradation using a 4-bits digital image signal is shown in FIG. 5. Note also that FIG. 7 and FIG. 8 may be referred to regarding the structure of the pixels and the pixel portion. With an external power source (not shown in the figure), the opposing potential can be switched between a potential which  
10      is nearly the same as that of the power supply lines V1 to Vx (power source potential), and a potential which has a difference from the power supply lines V1 to Vx to an extent that the light emitting element 804 will emit light.

- 15      In FIG. 5A, one frame period F1 is divided into a plurality of subframe periods SF1 to SF4.

- 20      The gate signal line G1 is selected first in the first subframe period SF1, and a digital image signal is inputted from the source signal lines S1 to Sx to each of the pixels having the switching TFTs 801 with gate electrodes connected to the gate signal line G1. The driver TFT 802 of each pixel is placed in an ON state or an OFF state by the inputted digital image signal.

- 25      The term “ON state” for a TFT in this specification indicates that there is a conductive state between the source and the drain in accordance with the gate voltage. Further, the term “OFF state” for a TFT indicates that there is a non-conductive state between the source and the drain in accordance with the gate voltage.

- 30      The opposing potential of the light emitting elements 804 is herein set nearly equal to the potential of the power supply lines V1 to Vx (power source potential), and therefore the light emitting elements 804 do not emit light even in pixels having their driver TFT 802 in an ON state.

FIG. 5B is a timing chart which shows an operation for inputting digital image signals to the driver TFTs 802 of each pixel.

35

In FIG. 5B, S1 to Sx indicate the period in which a signal corresponding to each

source signal line is sampled in a source signal line driver circuit (not shown in the figure). The signals sampled are simultaneously outputted to each source signal line during a fly-back period shown in the figure. The outputted signal is inputted to the gate electrode of the driver TFT 802 in a pixel selected by the gate signal line.

5

The aforementioned operations are repeated for all of the gate signal lines G1 to Gy, and a write-in period Ta1 is completed. Note that a period for write-in during the first subframe period SF1 is called Ta1. In general, a write-in period of the j-th subframe period (where j is a natural number) is called Taj.

10

The opposing potential changes when the write-in period Ta1 is completed, so as to have a potential difference from the power source potential to an extent that the light emitting element 804 will emit light. A display period Ts1 thus begins. Note that the display period of the first subframe period SF1 is called Ts1. In general, a display period of the j-th subframe period (where j is a natural number) is called Tsj. The light emitting element 804 of each pixel are placed in a light emitting state or a non-light emitting state, corresponding to the inputted signal, in the display period Ts1.

20

The above operations are repeated for all of the subframe periods SF1 to SF4, then, one frame period F1 is completed. The length of the display periods Ts1 to Ts4 of the subframe periods SF1 to SF4 can be set appropriately, and gradations are expressed by an accumulation of the display periods of the subframe period during which the light emitting elements 804 emit light. In other words, the total amount of the turn-on time within one frame period is used to express the gradations.

25

A method of generally expressing  $2^n$  gradations by inputting n-bit digital video signals, is explained. One frame period is divided into n subframe periods SF1 to SFn, for example, and the ratios of the lengths of the display periods Ts1 to Ts<sub>n</sub> of the subframe periods SF1 to SFn are set so as to be  $Ts_1 : Ts_2 : \dots : Ts_{n-1} : Ts_n = 2^0 : 2^{-1} : \dots : 2^{-n+2} : 2^{-n+1}$ . Note that the lengths of the write-in periods Ta1 to Tan are all the same.

35

The gradation of the pixels in one frame period is determined by finding the total of the display period Ts during which a light emitting state is selected in the light emitting element 804. When n = 8, for example, if the brightness for a case in which a pixel emits light during all of the display periods is taken to be 100%, a brightness of 1% can be expressed when the pixel emits light in the display periods Ts8 and Ts7. A

brightness of 60% can be expressed when the pixel emits light in the display periods Ts6, Ts4, and Ts1.

Incidentally, a subframe period can be further divided into a plurality of subframe periods.

It is preferable that the display device has as little electric power consumption as possible here. Low electric power consumption is especially desirable if the display device is incorporated into a portable information device or the like to be utilized.

10

In this case, with respect to a display device, into which the 4-bit signal mentioned above is inputted to thereby display  $2^4$  gradations, a method of expressing gradations by using only the high 1-bit signal is used in order to reduce the electric power consumption of the display device. (See a patent document 2)

15

[Patent Document 1]

Japanese Patent Application Laid-open No. 2001-343933

[Patent Document 2]

20

Japanese Patent Application Laid-open No. Hei 11-133921

25

A timing chart showing a driving method of the display device in a first display mode of expressing  $2^4$  gradations is shown in FIG. 13A, and another timing chart showing a driving method of the display device in a second display mode of expressing gradations by using only the high 1-bit signal is shown in FIG. 13B.

30

One subframe period is sufficient for the driving method in the second display mode. Therefore, it is possible to make start pulses and clock pulses inputted to each driver circuit (source signal line driver circuit and gate signal line driver circuit) have a lower frequency, and to realize lower electric power consumption as compared with the driving method in the first display mode of expressing gradations of the high 1-bit.

35

When the accumulated length of write-in periods of the first display mode is longer than that of the second display mode, the proportion that an effective display period occupies per one frame period is increased by changing the voltage between a cathode and an anode of a light emitting element according to the display period.

However, the voltage inputted to each driver circuit is equal for both first and second display modes in such a display device, and it may not lead to lower electric power consumption.

5

An object of the present invention is to provide a display device in which electric power consumption is smaller, when performing drive in which the number of gradations expressed is reduced.

10

#### SUMMARY OF THE INVENTION

A display device of the present invention has a first display mode capable of expressing high-level gradations and a second display mode capable of expressing two gradations with low electric power consumption, and these 2 modes can be switched 15 mutually and used. Writing of the low bits of a digital video signal to a memory is eliminated by a memory controller of a signal control circuit in the display device during the second display mode as compared to the first display mode. Further, reading out of the low bits of the digital video signal from the memory is also eliminated. Each driver circuit thus inputs to a source signal line driver circuit a 20 digital image signal with a reduced amount of information (a second digital image signal) to a source signal line driver circuit in comparison to a digital image signal in the first display mode (a first digital image signal). Corresponding to this operation, a display controller functions to produce start pulses and clock pulses each with a lower frequency which are inputted to each of the driver circuits (the source signal line driver 25 circuit and a gate signal line driver circuit), and to lower a driving voltage. Write-in periods and display periods participating in display can thus be set longer to reduce the electric power consumption.

Note that, in the case of using a monochrome display device as the display device, 30 a two-color display using white and black is referred to as a two-gradation display. In the case of using a color display device as the display device, a eight-color display is referred to as the two-gradation display.

Further, one frame period per se can be set longer in the second display mode in 35 comparison to that in the first display mode. And, needless to say that the start pulses and clock pulses can be stopped when the contents of display are defined and there is no

necessary to write.

In driving the display device in the second display mode, the voltage for driving the display controller may be set lower to reduce the electric power consumption of the  
5 display controller.

In the second display mode, a display device in which the electric power consumption is small and in which the proportion that an effective display period occupies is large, can thus be provided in accordance with the above structure.

10

A display device of the present invention comprises:

a display;

a display controller;

a first means for dividing one frame period into a plurality of subframe periods and  
15 setting one of lighting and non-lighting to each of the plurality of subframe periods, and for expressing n-bits gradation (n is a natural number of two or more) in accordance with a total lighting time during the one frame period; and

20 a second means not for dividing one frame period into a plurality of subframe periods, for setting one of lighting and non-lighting to the one frame period, for expressing 1-bit gradation in accordance with a total lighting time during the one frame period, and for operating the display with a lower clock frequency and a lower driving voltage than the first means,

wherein the first and second means are controlled by the display controller.

25

A display device of the present invention comprises:

a display;

a display controller;

a first means for dividing one frame period into a plurality of subframe periods and  
30 setting one of lighting and non-lighting to each of the plurality of subframe periods, and for expressing n-bits gradation (n is a natural number of two or more) in accordance with a total lighting time during the one frame period; and

35 a second means not for dividing one frame period into a plurality of subframe periods, for setting one of lighting and non-lighting to the one frame period, for expressing 1-bit gradation in accordance with a total lighting time during the one frame period, for having a longer frame period as compared with the first display mode, and for operating the display with a lower clock frequency and a lower driving voltage than

the first means,

wherein the first and second means are controlled by the display controller.

A display device of the present invention comprises a frame memory,

5       wherein n-bits data (n is a natural number of two or more) is written and read out to perform a display operation in the first means; and

1-bit data is written and read out to perform a display operation in the second means.

10     A display device of the present invention comprises a light emitting element for each pixel,

wherein a specific voltage is applied to the light emitting element; and

a voltage applied to the light emitting element in the first means is higher than a voltage applied to the light emitting element in the second means.

15

A display device of the present invention comprises a light emitting element for each pixel,

wherein a specific current is supplied to the light emitting element; and

20     a current supplied to the light emitting element in the first means is larger than a current supplied to the light emitting element in the second means.

In a display device of the present invention, the one frame period is composed of three periods of a write-in period, a display period, and an erasing period in the first means.

25

In a display device of the present invention, the display controller operates at a lower voltage in the second means as compared with in the first means.

30     A driving method of the display device according to the present invention comprises:

      a display;

      a display controller;

      a first display mode for dividing one frame period into a plurality of subframe periods and setting one of lighting and non-lighting to each of the plurality of subframe

35     periods, and for expressing n-bits gradation (n is a natural number of two or more) in accordance with a total lighting time during the one frame period; and

a second display mode not for dividing one frame period into a plurality of subframe periods, for setting one of lighting and non-lighting to the one frame period, for expressing 1-bit gradation in accordance with a total lighting time during the one frame period, and for operating the display at a lower clock frequency and a lower  
5 driving voltage than the first display mode,  
wherein the first and second display modes are controlled by the display controller.

A driving method of a display device according to the present invention comprises:  
a display;  
10 a display controller;  
a first display mode for dividing one frame period into a plurality of subframe periods and setting one of lighting and non-lighting to each of the plurality of subframe periods, and for expressing n-bits gradation (n is a natural number of two or more) in accordance with a total lighting time during the one frame period; and  
15 a second display mode not for dividing one frame period into a plurality of subframe periods, for setting one of lighting and non-lighting to the one frame period, for expressing 1-bit gradation in accordance with a total lighting time during the one frame period, for having a longer frame period as compared with the first display mode, and for operating the display at a lower clock frequency and a lower driving voltage  
20 than the first display mode,  
wherein the first and second display modes are controlled by the display controller.

In a driving method of a display device according to the present invention, the display device comprises a frame memory, n-bits data (n is a natural number of two or  
25 more) is written and read out in the first display mode, and 1-bit data is written and read out in the second display mode.

In a driving method of a display device according to the present invention, the display device comprises a light emitting element for each pixel, a specific voltage is applied to the light emitting element, and a voltage applied to the light emitting element in the first display mode is higher than a voltage applied to the light emitting element in  
30 the second display mode.

In a driving method of a display device according to the present invention, the display device comprises a light emitting element for each pixel, a specific current is supplied to the light emitting element, and a current supplied to the light emitting  
35

element in the first display mode is larger than a current supplied to the light emitting element in the second display mode.

5        In a driving method of a display device according to the present invention, the first display mode is composed of three periods of a write-in period, a display period, and an erasing period.

10      In a driving method of a display device according to the present invention, the display controller operates at a lower voltage in the second display mode as compared with in the first display mode.

15      In a display device and a driving method thereof according to the present invention, the display device or the driving method of the display device is applied to electronic equipment.

20      A display device of the present invention has a first display mode capable of expressing high-level gradations and a second display mode capable of expressing low-level gradations with low electric power consumption, and these 2 modes can be switched mutually and used. Writing of the low bits of a digital video signal to a memory is eliminated by a memory controller of a signal control circuit in the display device during the second display mode as compared to the first display mode. Further, reading out of the low bits of the digital signal from the memory is also eliminated. Each driver circuit thus inputs a digital image signal with a reduced amount of information to a source signal line driver circuit in comparison to a digital image signal in the first display mode. Corresponding to this operation, a display controller functions to make start pulses and clock pulses inputted to each of the driver circuits (source signal line driver circuit and gate signal line driver circuit) have a lower frequency, and to lower a driving voltage. Write-in periods and display periods participating in display can thus be set longer to reduce the electric power consumption.

25      30      In driving the display device in the second display mode, a voltage for driving the display controller may be set lower to reduce the electric power consumption of display controller.

35      In the second display mode, a display device in which the electric power consumption is small and in which the proportion that an effective display period

occupies is large, and a driving method thereof can thus be provided in accordance with the above structure.

A display device of the present invention comprises:

- 5      a display;
- a display controller;
- a first means for dividing one frame period into a plurality of subframe periods and setting one of lighting and non-lighting to each of the plurality of subframe periods, and for expressing n-bits gradation (n is a natural number of two or more) in accordance with a total lighting time during the one frame period; and
- 10     a second means for dividing one frame period into a plurality of subframe periods and setting one of lighting and non-lighting to each of the plurality of subframe periods, for expressing m-bits gradation (m is a natural number less than n) in accordance with a total lighting time during the one frame period, and for operating the display at a lower clock frequency and a lower driving voltage than the first means,
- 15     wherein the first and second means are controlled by the display controller.

- A display device of the present invention comprises a frame memory,  
      wherein n-bits data (n is a natural number of two or more) is written and read out  
20    to perform a display operation in the first means; and  
      m-bits data (m is a natural number less than n) is written and read out to perform a display operation in the second means.

- A display device of the present invention comprises a light emitting element for  
25    each pixel,  
      wherein a specific voltage is applied to the light emitting element; and  
      a voltage applied to the light emitting element in the first means is higher than a voltage applied to the light emitting element in the second means.

- 30     A display device of the present invention comprises a light emitting element for each pixel,  
      wherein a specific current is supplied to the light emitting element; and  
      a current supplied to the light emitting element in the first means is larger than a current supplied to the light emitting element in the second means.

35

In a display device of the present invention, the one frame period is composed of

three periods of a write-in period, a display period, and an erasing period in the first display mode.

5 In a display device of the present invention, the one frame period is composed of three periods of a write-in period, a display period, and an erasing period in the second means.

In a display device of the present invention, the display controller operates at a lower voltage in the second means as compared with in the first means.

10

In a driving method of a display device according to the present invention, the display device comprises a display and a display controller, and the driving method comprises:

15

a first display mode for dividing one frame period into a plurality of subframe periods and setting one of lighting and non-lighting to each of the plurality of subframe periods, and for expressing n-bits gradation ( $n$  is a natural number of two or more) in accordance with a total lighting time during the one frame period; and

20

a second display mode for dividing one frame period into a plurality of subframe periods and setting one of lighting and non-lighting to each of the plurality of subframe periods, for expressing m-bits gradation ( $m$  is a natural number less than  $n$ ) in accordance with a total lighting time during the one frame period, and for operating the display at a lower clock frequency and a lower driving voltage than the first display mode,

wherein the first and second display modes are controlled by the display controller.

25

In a driving method of a display device according to the present invention, the display device comprises a frame memory, n-bits data ( $n$  is a natural number of two or more) is written and read out to perform a display operation in the first display mode, and 1-bit data is written and read out to perform a display operation in the second display mode.

30

In a driving method of a display device according to the present invention, the display device comprises a light emitting element for each pixel, a specific voltage is applied to the light emitting element, and a voltage applied to the light emitting element in the first display mode is higher than a voltage applied to the light emitting element in the second display mode.

In a driving method of a display device according to the present invention, the display device comprises a light emitting element for each pixel, a specific current is supplied to the light emitting element, and a current supplied to the light emitting element in the first display mode is larger than a current supplied to the light emitting element in the second display mode.

In a driving method of a display device according to the present invention, the first display mode is composed of three periods of a write-in period, a display period, and an erasing period.

In a driving method of a display device according to the present invention, the second display mode is composed of three periods of a write-in period, a display period, and an erasing period.

In a driving method of a display device according to the present invention, the display controller operates at a lower voltage in the second display mode as compared with in the first display mode.

In a display device and a driving method thereof according to the present invention, the display device or the driving method thereof is applied to electronic equipment.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIGs. 1A and 1B are diagrams showing timing charts for a method of driving a display device of the present invention.

FIG. 2 is a diagram showing a structure of a memory controller of the display device of the present invention.

FIG. 3 is a diagram showing a structure of a display controller of the display device of the present invention.

FIG. 4 is a block diagram showing a structure of the display device of the present invention.

FIGs. 5A and 5B are diagrams showing timing charts for a time gradation driving method.

FIG. 6 is a block diagram showing a structure of the display device of the present invention.

FIG. 7 is a diagram showing a structure of a pixel portion of the display device.

- FIG. 8 is a diagram showing a structure of a pixel of the display device.
- FIG. 9 is a diagram showing a timing chart for a conventional method of driving a display device.
- FIGs. 10A and 10B are diagrams showing timing charts for a method of driving the display device of the present invention.
- FIGs. 11A and 11B are diagrams showing timing charts for a method of driving the display device of the present invention.
- FIG. 12 is a diagram showing an operating condition of a driver TFT of the present invention.
- FIGs. 13A and 13B are diagrams showing timing charts for the conventional method of driving a display device.
- FIGs. 14A to 14F are diagrams showing electronic equipment of the present invention.
- FIG. 15 is a diagram showing a structure of a source signal line driver circuit of the display device of the present invention.
- FIG. 16 is a diagram showing a structure of a gate signal line driver circuit of the display device of the present invention.
- FIG. 17 is a block diagram showing a structure of the conventional display.
- FIGs. 18A and 18B are diagrams showing timing charts for a method of driving the display device of the present invention.
- FIGs. 19A and 19B are diagrams showing timing charts for a method of driving the display device of the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

- [Embodiment Mode 1]
- Embodiment mode 1 of the present invention is explained. Here, similarly to the conventional examples, an example of the first display mode will be described with 4-bits.
- Timing charts for a method of driving a display device of the present invention are shown in FIGs. 1A and 1B. Generally, in a display device into which an n-bits digital video signal (n is a natural number) is inputted, it is possible to express  $2^n$  gradations by using the n-bits digital image signal and n subframe periods SF1 to SFn in the first display mode. On the other hand, 2 gradations are expressed by using 1-bit digital image signal in the second display mode in accordance with switch-over operation.

The present invention can also be applied to such a case.

Furthermore, in a display device into which an n-bits digital video signal (n is a natural number) is inputted, it is possible to express n gradations by using the n-bits digital image signal and at least n subframe periods in the first display mode. On the other hand, 2 gradations are expressed by using 1-bit digital image signal in the second display mode in accordance with switch-over operation. The present invention can also be applied to such a case. Here the reason why the number of gradations is not set to a power of two of subframes is to take a measure for a pseudo contour on display.

10 Details are described in Japanese Patent Application No. 2001-257163.

A timing chart in a case of the first display mode, in which the 4-bits signal is inputted and  $2^4$  gradations are expressed, is shown in FIG. 1A.

15 Each pixel is selected to be in a light emitting state or in a non-light emitting state in a display period in each of subframe periods SF1 to SF4 structuring one frame period. An opposing potential is set to be nearly the same as a power source potential during write-in periods, and is changed in the display periods so as to have a potential difference from the power source potential to an extent that light emitting elements will 20 emit light. These operations are similar to the conventional example, and a detailed explanation is therefore omitted.

A timing chart in a case of the second display mode for expressing gradations using only the high 1-bit signal is shown in FIG. 1B. Compared to the subframe period corresponding to the high bit in the first display mode shown in FIG. 1A, the write-in period and the display period are set longer.

Therefore, in the second display mode, the brightness of the light emitting element selected to be in a light emitting state can be made smaller as compared to the brightness of the light emitting element selected to be in a light emitting state in the display period of the subframe period corresponding to the high bit in the first display mode. Consequently, the voltage applied between an anode and a cathode of the light emitting element can be set lower in the display period with the second display mode.

35 Furthermore, FIGs. 19A and 19B show an example in which the frame period of the second display mode is set to be longer than that of the first display mode. A long

frame period is impossible to be set when a time gradation is used. If the frame period is set longer, the subframe period in proportion thereto will also become longer, flickers will thus be recognized. Accordingly, the frame period of the first display mode cannot be set longer. However, since the second display mode is 2 gradations, 5 problems of flickers caused by the gradation will not occur. Accordingly, the frame period is determined by a retention time in the pixel. Therefore, the frame period can be set longer by enlarging capacities of pixel, reducing leaks and the like. When the frame period becomes longer, since the number of write-in periods to the screen can be reduced, thus, low electric power consumption can be achieved.

10

A structure of a display controller is shown in FIG. 3. During the write-in period, a power source control circuit for the light emitting element 305 in FIG. 3 maintains the potential of the opposing electrode (opposing potential) of the light emitting element at a potential which is nearly the same as the power source potential. In the display 15 period, the potential of the opposing electrode of the light emitting element is controlled so as to have a potential difference from the power source potential to an extent that the light emitting element will emit light. When the second display mode is selected, a gradation control signal 34 is inputted to the power source control circuit for the light emitting element 305 here. The potential of the opposing electrode of the light 20 emitting element is thus changed in order that the voltage applied between both the electrodes of the light emitting element becomes smaller by an amount that the light emitting period for the light emitting element becomes longer in a pixel selected to be in a light emitting state.

25

Since the voltage applied between both the electrodes of the light emitting element can be made smaller in the second display mode, stress on the light emitting element due to the applied voltage can also be made smaller.

30

A power source control circuit for the driver circuit 306 controls the power source voltage inputted to each driver circuit. When the second display mode is selected here, the gradation control signal 34 is inputted to the power source control circuit for the driver circuit 306 to change the outputted power source voltage used for a source signal line driver circuit and the outputted driving voltage used for a gate signal line driver circuit. Compared to in the first display mode, clock pulses of each driver circuit have 35 a lower frequency in the second display mode, and therefore each driving voltage can be operated at a lower power source voltage.

Note that although the display device shown is one which switches between the first display mode and the second display mode, the present invention can also be applied to a case in which, in addition to the first display mode and the second display mode, at least one more mode in which the number of gradations expressed is changed is additionally established, and display is performed by switching between the plurality of display modes.

Pixels with the structure shown in FIG. 7 in the conventional example can be used here to structure the pixel portion of the display of the display device according to the present invention. Further, pixels with another known structure can also be freely used.

Furthermore, circuits with known structures can be freely used for the source signal line driver circuit and the gate signal line driver circuit of the display of the display device according to the present invention.

When driving the display device in the second display mode, the voltage to drive the display controller can be set lower to reduce the electric power consumption of the display controller.

In addition, it is also possible to apply the present invention not only to a display device using OLED elements as light emitting elements, but also to self-light emitting type display devices such as field emission displays and plasma displays.

25

#### [Embodiment Mode 2]

Embodiment mode 2 of the present invention is explained. Here, similar to the conventional examples, an example of the first display mode will be described with 4-bits.

30

Timing charts for a method of driving a display device of the present invention are shown in FIGs. 18A and 18B. Generally, in a display device into which an n-bits digital video signal (n is a natural number) is inputted, it is possible to express  $2^n$  gradations by using the n-bits digital image signal and n subframe periods SF1 to SFn in the first display mode. On the other hand,  $2^m$  gradations are expressed by using an m-bits digital image signal (m is a natural number less than n) in the second display

mode in accordance with switch-over operation.

Furthermore, in a display device into which an n-bits digital video signal (n is a natural number) is inputted, it is possible to express n gradations by using the n-bits digital image signal and at least n subframe periods in the first display mode. On the other hand, in the second display mode, m gradations are expressed by using an m-bits digital image signal (m is a natural number less than n) and at least m subframe periods in accordance with switch-over operation. Here the reason why the number of gradations is not set to a power of two of subframes is to take a measure for a pseudo contour on display. Details are described in Japanese Patent Application No. 10 2001-257163.

A timing chart in a case of the first display mode, in which the 4-bits signal is inputted and  $2^4$  gradations are expressed, is shown in FIG. 18A.

15

Each pixel is selected to be in a light emitting state or in a non-light emitting state in a display period in each of subframe periods SF1 to SF4 structuring one frame period. An opposing potential is set to be nearly the same as a power source potential during write-in periods, and is changed in the display periods so as to have a potential difference from the power source potential to an extent that light emitting elements will emit light. These operations are similar to the conventional example, and a detailed explanation is therefore omitted.

25

A timing chart in a case of the second display mode for expressing gradations using only the high 2-bits signal is shown in FIG. 18B. Compared to the accumulated subframe periods corresponding to the high 2-bits in the first display mode shown in FIG. 18A, the total periods of the write-in periods and the display periods are set longer. Therefore, in the second display mode, the brightness of the light emitting element selected to be in a light emitting state can be made smaller as compared to the brightness of the light emitting element selected to be in a light emitting state in the display period of the subframe period corresponding to the high 2-bits in the first display mode. Consequently, the voltage applied between an anode and a cathode of the light emitting element can be set lower in the display period with the second display mode.

35

The display controller can be structured with the same structure as described in

Embodiment mode 1.

[Embodiment]

Hereinafter, embodiments of the present invention will be described.

5

[Embodiment 1]

With reference to FIG. 6, a circuit for inputting a signal in order to perform a time gradation driving method to the source signal line driver circuit and the gate signal line driver circuit of the display is explained.

10

Image signals inputted to the display device are referred to as digital video signals within this specification. Note that the example explained here is that of a display device into which a 4-bits digital video signal is inputted. However, the present invention is not limited to 4-bits.

15

The digital video signal is read in by a signal control circuit 101, and a digital image signal (VD) is outputted to a display 100.

20

A signal converted for input to the display in the signal control circuit 101, the edited digital video signal, is referred to as a digital image signal within this specification.

25

Signals and driving voltages for driving a source signal line driver circuit 1107 and a gate signal line driver circuit 1108 of the display 100 are inputted from a display controller 102.

30

Note that the source signal line driver circuit 1107 of the display 100 is constituted by a shift register 1110, an LAT (A) 1111, and an LAT (B) 1112. In addition, although not shown in the figures, circuits such as level shifters and buffers may also be formed.

Further, the present invention is not limited to such a structure.

The signal control circuit 101 is constituted by a CPU 104, a memory A 105, a memory B 106, and a memory controller 103.

35

The digital video signal inputted to the signal control circuit 101 is inputted to the memory A 105 through the memory controller 103. The memory A 105 has a capacity

that is capable of storing the 4-bits digital video signal for all pixels of a pixel portion 1109 of the display 100. When one frame period portion of the signal is stored in the memory A 105, the signal for each bit is read out in order by the memory controller 103, and then is inputted to the source signal line driver circuit as the digital image signal VD.

5

When readout of the signal stored in the memory A 105 begins, the digital video signal corresponding to the next frame period is then inputted to the memory B 106 through the memory controller 103, and storage of the digital video signal in the memory B 106 begins. Similarly to the memory A 105, the memory B 106 also has a capacity that is capable of storing the 4-bits digital video signal for all pixels of the display device.

10

The signal control circuit 101 thus has the memory A 105 and the memory B 106, each of which is capable of storing one frame period portion of the 4-bits digital video signal. The digital video signal is sampled by using the memory A 105 and the memory B 106 alternately.

15

The signal control circuit 101 for storing signals by using the two memories alternately, namely the memory A 105 and the memory B 106, is shown here. In general, however, memories capable of storing information corresponding to a plurality of frame portions are used, and these memories can be used alternately.

20

A block diagram of the display device for performing the above operations is shown in FIG. 4. The display device is constituted by a signal control circuit 101, a display controller 102, and a display 100.

25

The display controller 102 supplies a start pulse SP, a clock pulse CLK, and a driving voltage to the display 100.

30

Shown in FIG. 4 is an example of a display device in which the 4-bits digital video signal is inputted, and which expresses gradations using the 4-bits digital image signal in the first display mode. The memory A 105 is constituted by memories 105\_1 to 105\_4 for storing a first bit to a fourth bit of information, respectively, of the digital video signal. Similarly, the memory B 106 is constituted by memories 106\_1 to 106\_4 for storing a first bit to a fourth bit of information, respectively, of the digital video

35

signal. The memories corresponding to each bit of the digital signal each have a plurality of memory elements capable of storing one bit of the signal as many as the number of pixels structuring one screen.

5        In general, the memory A 105 is constituted by memories 105\_1 to 105\_n for  
storing a first bit to an n-th bit of information, respectively, in a display device which is  
capable of expressing gradations by using an n-bits digital image signal. Similarly, the  
memory B 106 is constituted by memories 106\_1 to 106\_n for storing the first bit to the  
n-th bit of information, respectively. The memories corresponding to each bit of  
10 information each have a capacity that is capable of storing one bit of the signal as many  
as the number of pixels structuring one screen.

The structure of the memory controller 103 is shown in FIG. 2. The memory controller 103 is constituted by a gradation limiter circuit 201, a memory R/W circuit  
15 202, a standard oscillator circuit 203, a variable frequency divider circuit 204, an x-counter 205a, a y-counter 205b, an x-decoder 206a, and a y-decoder 206b in FIG. 2.

The memory A 105 and the memory B 106 shown in FIG. 4 and FIG. 6 or the like  
are both taken together and denoted as memory. Furthermore, the memory is  
20 constituted by a plurality of memory elements. The memory elements are selected by  
using (x, y) addresses.

A signal from the CPU 104 is inputted to the memory R/W circuit 202 through the  
gradation limiter circuit 201. The gradation limiter circuit 201 inputs the signal to the  
25 memory R/W circuit 202 in accordance with either the first display mode or the second  
display mode. The memory R/W circuit 202 selects whether or not to write the digital  
video signal corresponding to each bit into the memory, in accordance with the signal  
from the gradation limiter circuit 201. Similarly, the digital image signal written into  
the memory is selected in readout operation.

30       Further, the signal from the CPU 104 is inputted to the standard oscillator circuit  
203. A signal from the standard oscillator circuit 203 is inputted to the variable  
frequency divider circuit 204, and converted to a signal with a suitable frequency. A  
signal from the gradation limiter circuit 201 is inputted to the variable frequency divider  
35 circuit 204, in accordance with either the first display mode or the second display mode.  
Based on the inputted signal, a signal from the variable frequency divider circuit 204

selects the x-address of the memory, through the x-counter 205a and the x-decoder 206a. Similarly, a signal from the variable frequency divider circuit is inputted to the y-counter 205b and the y-decoder 206b, and selects the y-address of the memory.

- 5        The amount of information for the signal written into the memory and for the signal outputted from the memory, taken from the digital video signal inputted to the signal control circuit, can be controlled by using memory controller 103 with the above structure in the case where high-level gradation display is not necessary. Further, the frequency for reading out the signal from the memory can be changed.

10

Hereinafter, the structure of the display controller 102 is explained.

15       FIG. 3 is a diagram showing the structure of the display controller of the present invention. The display controller 102 is constituted by a standard clock generator circuit 301, a variable frequency divider circuit 302, a horizontal clock generator circuit 303, a vertical clock generator circuit 304, a power source control circuit for the light emitting element 305, and a power source control circuit for the driver circuit 306.

20       A clock signal 31 inputted from the CPU 104 is inputted to the standard clock generator circuit 301, and a standard clock is generated. The standard clock is inputted to the horizontal clock generator circuit 303 and to the vertical clock generator circuit 304, through the variable frequency divider circuit 302. A gradation control signal 34 is inputted to the variable frequency divider circuit 302. The frequency of the standard clock is changed in accordance with the gradation control signal 34.

25

The extent that the frequency of the standard clock is changed in the variable frequency divider circuit 302 can be suitably determined by the practitioner.

30       Furthermore, a horizontal period signal 32 which determines a horizontal period is inputted to the horizontal clock generator circuit 303 from the CPU 104, and a clock pulse S\_CLK and a start pulse S\_SP for the source signal line driver circuit are outputted from the horizontal clock generator circuit 303. Similarly, a vertical period signal 33 which determines a vertical period is inputted to the vertical clock generator circuit 304 from the CPU 104, and a clock pulse G\_CLK and a start pulse G\_SP for the gate signal line driver circuit are outputted from the vertical clock generator circuit 304.

Readout of the lower order bits of the signal from the memory is thus eliminated in the memory controller of the signal control circuit, and the frequency for reading out signals from the memory is made smaller. Corresponding to these operations, the display controller lowers the frequency of the sampling pulse SP and the frequency of the clock pulse CLK inputted to each of the driver circuits (source signal line driver circuit and gate signal line driver circuit), and lengthens the write-in period and the display period of the subframe period for expressing the image.

For example, one frame period is divided into four subframe periods in the first display mode. With the ratio of the display periods Ts1, Ts2, Ts3, and Ts4 of the respective subframe periods set to be  $2^0: 2^{-1}: 2^{-2}: 2^{-3}$ , considered is a display device for expressing  $2^4$  gradations using a 4-bit digital image signal. For simplicity, the lengths of the display periods Ts1 to Ts4 of each subframe period are taken to be 8, 4, 2, and 1, respectively. Further, the lengths of the write-in periods Ta1 to Ta4 of each subframe period are taken to be 1. Furthermore, a case of expressing gradations using the high 1-bit signal in the second display mode is considered.

The occupied proportion per one frame period by the subframe period in the first display mode, that corresponds to the bit participating in gradation expression in the second display mode, becomes 9/19.

When the structure of the present invention is not used, for example, as a case of using the conventional driving method shown in FIG. 9, 10/19 of one frame period becomes the period which does not participate in display in the second display mode.

On the other hand, in accordance with the structure of the present invention, the frequency of the clock signal or the like inputted to each driver circuit of the display is changed in the second display mode, and the write-in period is set to be 19/9 times as long as the write-in period in the first display mode. Similarly, the display period is also set to be 19/9 times as long as the display period Ts1 of the subframe period SF1 which corresponds to the high 1-bit in the first display mode. Accordingly, the subframe period SF1 can be made to occupy one frame period. The periods which do not participate in display during one frame period can thus be reduced in the second display mode.

In this manner, the display period per one frame period of the light emitting

element can also be made increased in the second display mode.

Incidentally, although one frame period is divided into four subframe periods in the first display mode to express  $2^4$  gradations by using a 4-bits digital image signal in this 5 embodiment, the present invention can also be applied to a case in which one subframe period is divided further into a plurality of subframe periods, for example, to a case in which one frame period can be divided into 6 subframe periods.

During the write-in period, the power source control circuit for the light emitting 10 element 305 maintains the potential of the opposing electrode (opposing potential) of the light emitting element at a potential which is nearly the same as the power source potential. In the display period, the potential of the opposing electrode is controlled so as to have a potential difference from the power source potential to an extent that the light emitting element will emit light. The gradation control signal 34 is also inputted 15 to the power source control circuit for the light emitting element 305 here. The potential of the opposing electrode of the light emitting element is thus changed in order that the voltage applied between both the electrodes of the light emitting element becomes smaller by an amount that the light emitting period for the light emitting element becomes longer.

20

The voltage applied between both the electrodes of the light emitting element can be made smaller in the second display mode, and therefore stress on the light emitting element due to the applied voltage can also be made smaller.

25

The power source control circuit for the driver circuit 306 controls the power source voltage inputted to each of the driver circuits. The gradation control signal 34 is also inputted to the power source control circuit for the driver circuit 306 here, and therefore the outputted power source voltage used for the driver circuit is changed. Since the frequency of the clock pulses of each driver circuit is smaller in the second 30 display mode as compared to in the first display mode, each driving voltage can be operated at a lower power source voltage.

35

Note that the power source control circuit for the driver circuit 306 with known structures, such as the structure described in Japanese Patent Application No. 3110257, can be used.

Further, the display device may have a means for lowering the voltage used for driving the display controller, in order that the electric power consumption of the display controller can be made smaller when operating the display device in the second display mode.

5

The above-mentioned signal control circuit 101, memory controller 103, CPU 104, memories 105 and 106, and display controller 102 may be integrally formed on the same substrate with the display 100, or may be formed by LSI chips and then be attached to the display 100 by COGs, or may be attached to the substrate by using TABs, or even, 10 may be formed on another substrate different from that of the display and connected thereafter to the display by using electric wirings.

#### [Embodiment 2]

This embodiment shows an example of a structure of a source signal line driver 15 circuit of a display device according to the present invention. An example of structure for the source signal line driver circuit is described with reference to FIG. 15.

The source signal line driver circuit is constituted by a shift register 1501, a scanning direction switching circuit, an LAT (A) 1502 and an LAT (B) 1503. Note 20 that, although only a part of the LAT (A) 1502 and a part of the LAT (B) 1503 which correspond to one of the outputs from the shift register 1501 are shown in FIG. 15, the LAT (A) 1502 and the LAT (B) 1503 correspond to all of the outputs from the shift register 1501 using a similar structure.

25 The shift register 1501 is constituted by clocked inverters, an inverter, and a NAND. A start pulse S\_SP for the source signal line driver circuit is inputted to the shift register 1501. By changing the state of the clocked inverters between a conductive state and a non-conductive state in accordance with a clock pulse S\_CLK for the source signal line driver circuit and an inverted clock pulse S\_CLKB for the source 30 signal line driver circuit which has an inverse polarity to that of the clock pulse S\_CLK, sampling pulses are outputted in order from the NAND to the LAT (A) 1502.

Further, the scanning direction switching circuit is constituted by switches, which works to switch the scanning direction of the shift register 1501 between left and right 35 directions. In FIG. 15, the shift register 1501 outputs sampling pulses in order from the left to the right in the case in which a left and right switching signal L/R corresponds

to a Lo signal. On the other hand, when the left and right switching signal L/R corresponds to a Hi signal, sampling pulses are outputted in order from the right to the left.

- 5        Each stage of the LAT (A) 1502 is constituted by clocked inverters and inverters.

The term "each stage of the LAT (A) 1502" denotes the LAT (A) 1502 for taking in an image signal inputted to one source signal line here.

- 10      A digital image signal VD outputted from the signal control circuit explained in the embodiment mode is inputted in p divisions (where p is a natural number) here. That is, signals corresponding to the output to p source signal lines are inputted in parallel. When a sampling pulse is inputted at the same time to the clocked inverters of p stages of the LAT (A) 1502 through buffers, then the respective input signals in p divisions are  
15      sampled simultaneously in p stages of the LAT (A) 1502.

A source signal line driver circuit for outputting signal voltages to x source signal lines is explained here, and therefore  $x/p$  sampling pulses are outputted in order from the shift register per one horizontal period. The p stages of the LAT (A) 1502  
20      simultaneously sample the digital image signals which correspond to the output to the p source signal lines in accordance with each sampling pulse.

A method, in which the digital image signals thus inputted to the source signal line driver circuit are divided into parallel signals of p phases and the p digital image signals  
25      are simultaneously taken in by using one sampling pulse, is referred to as p-division drive in this specification. A 4-division is conducted in FIG. 15.

A margin can be given to the sampling of the shift register in the source signal line driver circuit by performing the above-stated division drive. The reliability of the  
30      display device can thus be increased.

When all of the signals for one horizontal period are inputted to each stage of the LAT (A) 1502, a latch pulse LP and an inverted latch pulse LSB which has a inverse polarity to the latch pulse LP are inputted, and the signals inputted to each stage of the  
35      LAT (A) 1502 are all outputted simultaneously to each stage of the LAT (B) 1503.

Note that the term "each stage of the LAT (B) 1503" used here denotes an LAT (B) circuit 1503 to which the signal from each stage of the LAT (A) 1502 is inputted.

- Each stage of the LAT (B) 1503 is constituted by clocked inverters and inverters.
- 5 The signals outputted from each stage of the LAT (A) 1502 are stored in the LAT (B) 1503 and at the same time are outputted to each of source signal lines S1 to Sx.

Note that, although not shown in the figures, circuits such as level shifters and buffers may also be suitably formed.

10

Signals such as the start pulse S\_SP and the clock pulse S\_CLK, inputted to the shift register 1501, the LAT (A) 1502, and the LAT (B) 1503, are inputted from the display controller shown in the embodiment mode 1 of the present invention.

15

With the present invention, operations for inputting a digital image signal with a small number of bits to the LAT (A) of the source signal line driver circuit are performed by the signal control circuit. At the same time, operations for reducing the frequency of the clock pulse S\_CLK, the start pulse S\_SP, and the like, inputted to the shift register of the source signal line driver circuit, and for lowering the driving voltage 20 which drives the source signal line driver circuit, are performed by the display controller.

25

Operations for sampling the digital image signal by the source signal line driver circuit can thus be reduced in the second display mode, and the electric power consumption of the display device can be curbed.

30

Note that the source signal line driver circuit of the display device according to the present invention is not limited to the structure of the source signal line driver circuit of Embodiment 2, and that source signal line driver circuits with known structures can also be freely used.

35

Furthermore, the number of signal lines inputted to the source signal line driver circuit from the display controller and the number of power source lines of the driving voltage are different in accordance with the structure of the source signal line driver circuit.

This embodiment can be implemented in free combination with Embodiment 1.

[Embodiment 3]

An example of a structure of a gate signal line driver circuit of a display device  
5 according to the present invention will be explained in Embodiment 3.

The gate signal line driver circuit is constituted by a shift register, a scanning direction switching circuit, and the like. Note that, although not shown in the figure, circuits such as level shifters and buffers may also be suitably formed.

10

Signals such as a start pulse G\_SP and a clock pulse G\_CLK, and driving voltages or the like are inputted to the shift register, and a gate signal line selection signal is outputted.

15

The structure of the gate signal line driver circuit is explained with reference to FIG. 16. A shift register 3601 is constituted by clocked inverters 3602 and 3603, an inverter 3604, and a NAND 3607. The start pulse G\_SP is inputted to the shift register 3601. By changing the state of the clocked inverters 3602 and 3603 between a conductive state and a non-conductive state in accordance with a clock pulse G\_CLK and an inverted clock pulse G\_CLKB which has a inverse polarity to the clock pulse G\_CLK, sampling pulses are outputted in order from the NAND 3607.

20

Furthermore, the scanning direction switching circuit is constituted by switches 3605 and 3606, and functions to switch the scanning direction of the shift register between left and right directions. In FIG. 16, the shift register outputs sampling pulses in order from the left to the right in the case where a scanning direction switching signal U/D corresponds to a Lo signal. On the other hand, when the scanning direction switching signal U/D corresponds to a Hi signal, sampling pulses are outputted in order from the right to the left.

25

The sampling pulses outputted from the shift register are inputted to a NOR 3608, and operation is performed with an enable signal ENB. This operation is performed in order to prevent a condition where adjacent gate signal lines are selected at the same time due to dull sampling pulses. The signals outputted from the NOR 3608 are outputted to gate signal lines G1 to Gy, through buffers 3609 and 3610.

Note that, although not shown in the figure, circuits such as level shifters and buffers may also be appropriately formed.

Signals such as the start pulse G\_SP and the clock pulse G\_CLK, and the driving voltages or the like inputted to the shift register are inputted from a display controller shown in Embodiment mode 1.

With the present invention, operations to reduce the frequency of the clock pulse G\_CLK, the start pulse G\_SP or the like inputted to the shift register of the gate signal line driver circuit, and operations to lower the driving voltage used for operating the gate signal line driver circuit are performed by the display controller in the second display mode.

In this manner, sampling operations of the gate signal line driver circuit can be reduced, and the electric power consumption of the display device can thus be controlled in the second display mode.

Incidentally, the gate signal line driver circuit of the display device according to the present invention is not limited to the structure of the gate signal line driver circuit of Embodiment 3. Gate signal line driver circuits with known structures can be freely used.

Furthermore, the number of signal lines inputted to the gate signal line driver circuit from the display controller, and the number of power source lines of the driving voltage are different in accordance with the structure of the gate signal line driver circuit.

This embodiment can be implemented in free combination with Embodiments 1 and 2.

30

#### [Embodiment 4]

In the display device using the time gradation, in addition to a method of separating an address period from a display period, which is described above, a driving method of simultaneously conducting writing and display has been proposed. 35 Specifically, a display device using a pixel configuration as shown in FIG. 8 is disclosed in Japanese Patent Application No. 2001-343933. According to this method, in

addition to a conventional switching TFT and a conventional driving TFT, an erasing TFT can be added to increase the number of gradations.

Specifically, a plurality of gate signal line driver circuits are provided, writing is conducted by a first gate signal line driver circuit, and erasing is conducted in a second gate signal line driver circuit before writing is completed for all lines. In the case of 4 bits, there are not much effects. However, in the case where the gradation becomes 6 bits or more or in the case where it is necessary to increase the number of subframes for a pseudo contour measure, this is a very effective measure. The present invention can also be applied to a display device using such a driving method.

FIG. 10A is a timing chart in the case of displaying in a first display mode. In FIG. 10A, a display period is shortened by erasing in a second gate signal line driver circuit at a fourth bit.

FIG. 10B is a timing chart in the case of displaying in a second display mode. There is no need to erase in a second gate signal line driver circuit, so it is not necessary to input the start pulse G\_SP and the clock pulse G\_CLK to the second gate signal line driver circuit.

This embodiment can be freely combined with Embodiments 1 to 3.

#### [Embodiment 5]

A method in which the number of gradations capable of displaying is small but an address period and a display period are simultaneously conducted as in Embodiment 4 has also been proposed. Timing charts in this case for the first display mode and the second display mode are shown in FIGs. 11A and 11B, respectively. A pixel configuration in this case is the same as a conventional configuration as shown in FIG. 8. There is no erasing period and a display period shorter than an address period cannot be constructed. Thus, there is a defect in that the number of gradations in a first display mode is small. However, because a circuit configuration can be simplified, it can be applied to an inexpensive edition display device. This embodiment can be freely combined with Embodiments 1 to 3. Note that although the frame period of this embodiment is divided in the second display mode, the present invention can also be applied to the structure in which the frame period is not divided.

[Embodiment 6]

According to the above method, time gradation operation is conducted by constant voltage drive. In other words, a driving TFT in a pixel is operated in a linear region. Thus, an external power source voltage is applied to a light emitting element as it is.

5 However, there is a following defect in this method. When the light emitting element is deteriorated to change a characteristic between an applied voltage and brightness, a image persistence is caused so that display quality is deteriorated. Therefore, there is a driving method of conducting constant current drive, that is, operating a driving TFT in a pixel in a saturation region, thereby using the driving TFT as a current source. Even

10 in this case, when an operating period of the driving TFT is controlled, time gradation is possible. This is described in Japanese Patent Application No. 2001-224422. The present invention can be applied to such constant current time gradation. FIG. 12 shows an operating point of the driving TFT. When the constant current drive is conducted, the TFT is operated in a saturation region in which an operating point 2705 is present. When the constant voltage drive is conducted, the TFT is operated in a linear region in which an operating point 2706 is present.

15

This embodiment can be implemented in free combination with Embodiments 1 to  
5.

20

[Embodiment 7]

The explanation throughout this specification uses, as the light emitting elements, elements (OLED elements) having a structure in which an organic compound layer, that emits light when an electric field is generated is sandwiched between an anode and a cathode, but the light emitting elements of the present invention is not limited to this structure.

Further, the explanation within this specification uses elements that utilize light emitted when making a transition from singlet excitons to a base state (fluorescence),  
30 and those that utilize light emitted when making a transition from triplet excitons to a base state (phosphorescence).

An organic compound layer includes a hole injection layer, a hole transporting layer, a light emitting layer, an electron transporting layer, an electron injection layer,  
35 and the like. The basic structure of a light emitting element is a laminate of an anode, a light emitting layer, and a cathode layered in this order. The basic structure can be

modified into a laminate of an anode, a hole injection layer, a light emitting layer, an electron injection layer, and a cathode layered in this order, or a laminate of an anode, a hole injection layer, a hole transporting layer, a light emitting layer, an electron transporting layer, an electron injection layer, and a cathode layered in this order.

5

It should be noted that the organic compound layer is not limited to an organic compound layer having the laminated structure in which a hole injection layer, a hole transportation layer, a light emitting layer, an electron transporting layer, an electron injection layer or the like is clearly discriminated. Specifically, the organic compound 10 layer may be of a structure having a mixed layer in which materials constituting the hole injection layer, the hole transportation layer, the light emitting layer, the electron transportation layer, the electron injection layer and the like are mixed.

Furthermore, an inorganic material may be mixed in the organic compound layer.

15

Further, any one of a low molecular material, a high molecular material, and an intermediate molecular material can be a material for an organic compound layer of OLED elements.

20 Note that an intermediate molecular material in this specification denotes a material without sublimeness, in which the number of molecules is 20 or less, or the length of a chain of its molecular is 10 nm or less.

This embodiment can be implemented in free combination with Embodiments 1 to 25 6.

#### [Embodiment 8]

This embodiment describes electronic equipment which uses the display device of the present invention, with reference to FIGs. 14A to 14F.

30

FIG. 14A is a schematic diagram of a portable information terminal using the display device of the present invention. The portable information terminal is composed of a main body 2701a, operating switches 2701b, a power source switch 2701c, an antenna 2701d, a display portion 2701e, and an external input port 2701f.

35 The display device of the present invention can be used in the display portion 2701e.

FIG. 14B is a schematic diagram of a personal computer using the display device of the present invention. The personal computer is composed of a main body 2702a, a housing 2702b, a display portion 2702c, operation switches 2702d, a power switch 2702e, and an external input port 2702f. The display device of the present invention can be used in the display portion 2702c.

FIG. 14C is a schematic diagram of an image reproducing device using the display device of the present invention. The image reproducing device is composed of a main body 2703a, a housing 2703b, a recording medium 2703c, a display portion 2703d, an audio output portion 2703e, and operation switches 2703f. The display device of the present invention can be used in the display portion 2703d.

FIG. 14D is a schematic diagram of a television using the display device of the present invention. The television is composed of a main body 2704a, a housing 2704b, a display portion 2704c, and operation switches 2704d. The display device of the present invention can be used in the display portion 2704c.

FIG. 14E is a schematic diagram of a head mounted display using the display device of the present invention. The head mounted display is composed of a main body 2705a, a monitor portion 2705b, a headband 2705c, a display portion 2705d, and an optical system 2705e. The display device of the present invention can be used in the display portion 2705d.

FIG. 14F is a schematic diagram of a video camera using the display device of the present invention. The video camera is composed of a main body 2706a, a housing 2706b, a connection portion 2706c, an image receiving portion 2706d, an eye piece portion 2706e, a battery 2706f, an audio input portion 2706g, and a display portion 2706h. The display device of the present invention can be used in the display portion 2706h.

30

No limitation is put on the above-mentioned applications of electronic equipment, the present invention can be applied to various electronic equipment.

This embodiment can be implemented in free combination with Embodiments 1 to  
35 7.

The electric power consumption of a display device can be reduced with the aforementioned structures of the present invention. In addition, it becomes possible to lengthen the display period in one frame period, even in the case of reducing the number of subframes used for expressing gradations in the second display mode. Accordingly,  
5 it becomes possible to provide a display device which is capable of displaying clear images, and provide also a driving method of the same.

Furthermore, since the display period for a light emitting element in one frame period can be increased, the voltage applied between an anode and a cathode of the light  
10 emitting element can be set lower in the case of expressing the same brightness in one frame. It thus becomes possible to provide a display device with high reliability.

It is also possible to apply the present invention not only to a display device using  
15 OLED elements as light emitting elements, but also to self-light emitting type display devices such as field emission displays and plasma displays.